a risc-v in-network accelerator for flexible high-performance low-power packet processing
Published 3 years ago • 952 plays • Length 23:30Download video MP4
Download video MP3
Similar videos
-
58:42
new trends for spin-based in-network computing - from sparse reductions to risc-v
-
37:20
luca benini, eth zürich - open risc-v platforms for energy-efficient, scalable computing
-
11:22
packet manipulator processor a risc v vliw core for networking applications
-
24:55
high-performance risc-v processor for computation acceleration and server - wei-han lien
-
15:00
a risc v based linear algebra accelerator for soc designs
-
8:40
risc-v summit 2019: 26 scalable, configurable neural network accelerator based on risc v core
-
3:06:27
risc-v technical study online event 2021 9/17 friday
-
2:25
message of linus torvalds to risc-v
-
10:55
part1 how to connect risc-v cores in soc?
-
30:19
spin: high-performance streaming processing in the network
-
27:49
energy efficient computing from exascale to microwatts the risc v playground
-
38:42
risc-v twin cities: building a high powered ai/ml accelerator with risc-v, john min - 2020 06 17
-
15:26
1630 codasip, automatic compiler generation for risc-v isa customization(tomonari tohara)
-
53:57
hybrid bsc rs: risc-v near-memory processing accelerators
-
13:01
adding a binarized cnn accelerator to risc v for person detection
-
19:54
risc v & soc architectural exploration for ai and ml accelerators
-
32:52
tues1215 - grvi phalanx a massively parallel risc-v fpga accelerator - jan gray, gray research